

TITLE	Page
Cover Sheet	1
Block Diagram	2
CPU-Control/MISC/PEG/Memory	3-5
CPU-PEG/DMRSVD,PowerGND	6-9
DDR4 U-DIMM	10-15
PCH-LPC/HDA/RTC/MISC/SPI	16
PCH-DMI/PCIE/USB/SATA	17
PCH-CLK/GPIO	18
PCH-POWER/GND	19-20
PCH Strap	21
Clock Gen-IDT41606 & 9FGP318	22
PCIESLOT	23-25
M.2/U.2-SLOT/SATA Connector	26-28
SIO-6795D/DUAL BIOS/OC STRAP/CUT VBAT	29-34
FAN CONTROLLOR	35-40
ALC1220	41-43
LAN INTEL I219+I211	44.45
ASM1074/ASM1142/F5504/Charge/TYPE-C	46.52
Rear/Front USB2.0/USB3 Connector	53.54
NCT5605 GPIO/NCT3933 OV,UP6273	55.56
CPU Power-CORE-IR35201& IR3599& IR3555	57-60
CPU Power-VSA/IO/ IR35204	61.62
DDR POWER- PV4201,VPP25,VTT	63-66
PCH/USB POWER	67-68
ACPI-MPS ,ATX F_Panel/EMI/TPM	69-70
BOTTON/LED STRIP/PCIE LED/DIMM LED	71-73
XDP PORT	74
Manual Parts	75

MS-7A95

ATX
Ver: 1.0

Basinfall Platform

CPU:

Skylake X/Kabylake X

System Chipset:

Kaby Lake PCH-X

Onboard Chip:

HD Audio Codec:ALC1220

LAN-Intel I219+I211

SIO:NTC6795D

Dual Flash ROM: SPI 64 MB X2

Main Memory:

*DDRIV (UP to 2677MHz) * 8DIMM (4 Channel)*

ACPI:

MPS

PWM:

VR13 -IR35201

Expansion Slots:

*PCI Express (X16) Slot * 2*

*PCI Express (X8) Slot * 1*

*PCI Express (X4) Slot * 1*

*PCI Express (X1) Slot * 2*

Other:

*SATA3.0 *8*


*USB2.0 *6 Ports (2R/4F)*


*REAR USB30*5 + USB3.1*1 & TYPEC*1*


*FRONT USB3.0 *4+TYPEC*1*



MICRO-STAR INT'L CO.,LTD		
MS-7A95		
Size Custom	Document Description Cover Sheet	Rev 1.0
Date: Monday, May 15, 2017	Sheet 1 of	84







MICRO-STAR INT'L CO.,LTD


MS-7A95


Size	Custom
------	--------

n	Document Description CPU-Memory-2
---	---


Rev	
1.0	

Date: Monday, May 15, 2017	Sheet 5 of 84
----------------------------	---------------







ZIF-SOCKET2066_0





ZIF-SOCKET2066_0





DDR IV DIMM1/2



3.11 DDR_RESET_C01_N >> **DDR_RESET_C01_N** 58

3.11.66 MEM_HOT_C01_N >> **MEM_HOT_C01_N** 78

4 MEM_MA_ALERT_N >> **MEM_MA_ALERT_N** 208

4 MEM_MA_ACT_N >> **MEM_MA_ACT_N** 62

4 MEM_MA_PAR >> **MEM_MA_PAR** 222

VCCIO

CPU_DDR_SCL_C01_R R335 240R1%4

CPU_DDR_SDA_C01_R R326 240R1%4

VDDSPD_01

DDR_SCL_C01 R319 1.4K1%4

DDR_SDA_C01 R311 1.4K1%4

VCCIO

C357 0.1u16X4

U51

VCCA 8

VCCB 7

SCLA 2

SCLB 3

SDAB 4

EN 5

GND 6

DDR_SCL_C01 7

DDR_SDA_C01 8

VCCIO

C338 0.1u16X4

VCC3 1

F6 2

F-SPR-P260T-2.6A

VDDSPD_01

3.11 DDR_RESET_C01_N >> **DDR_RESET_C01_N** 58

3.11.66 MEM_HOT_C01_N >> **MEM_HOT_C01_N** 78

4 MEM_MA_ALERT_N >> **MEM_MA_ALERT_N** 208

4 MEM_MA_ACT_N >> **MEM_MA_ACT_N** 62

4 MEM_MA_PAR >> **MEM_MA_PAR** 222

VCCIO

CPU_DDR_SCL_C01_R R335 240R1%4

CPU_DDR_SDA_C01_R R326 240R1%4

VDDSPD_01

DDR_SCL_C01 R319 1.4K1%4

DDR_SDA_C01 R311 1.4K1%4

VCCIO

C357 0.1u16X4

U51

VCCA 8

VCCB 7

SCLA 2

SCLB 3

SDAB 4

EN 5

GND 6

DDR_SCL_C01 7

DDR_SDA_C01 8

VCCIO

C338 0.1u16X4

VCC3 1

F6 2

F-SPR-P260T-2.6A

VDDSPD_01



MICRO-STAR INT'L CO.,LTD

MS-7A95


DDR IV DIMM1/2

Date: Monday, May 15, 2017 Sheet 10 of 84


DDR IV DIMM3/4



VCC_DDR_23



DDR IV POWER





MICRO-STAR INT'L CO.,LTD

MS-7A95










Size Custom	Document Description DDR IV POWER	Rev 1.0
Date: Monday, May 15, 2017		Sheet 14 of 84










Used ESPI (GPPA) GPIO Group A will be come 1.8V leve)









MICRO-STAR INT'L CO.,LTD

MS-7A95

Size	Document Description	Rev
Custom	M.2-SLOT1	1.0

Date: Monday, May 15, 2017

Sheet 20 of 84

5

TOP SWAP OVERRIDE STRAP

HIGH: TOP_SWAP ENABLED
LOW : TOP_SWAP DISABLED

PCH HAS INTERNAL WEAK PD

3

4

No Reboot OPTION

0 : NO-REBOOT (Default)
1 : REBOOT

PCH HAS INTERNAL WEAK PD

3

2

AMT and SBA with confidentiality

0 : DISABLE
1 : ENABLE (Default)

3

1

DCI ENABLE

0 : DCI DISABLE
1 : DCI ENABLE (Default)

PCH HAS INTERNAL WEAK PD

1

C

Booot-HALT SEL STRAP

PCH HAS INTERNAL WEAK PU

3

4

Boot BIOS

0 : SPI
1 : LPC

3

3

LPC eSPI Mode

0 : LPC
1 : eSPI

3

2

DISPLAY PORT

0 : DISPLAY NOT DETECTED (Default)
1 : DISPLAY DETECTED

1

B

JTAG ODT SEL

HIGH: JTAG ODT ENABLED
LOW : JTAG ODT DISABLED

PCH HAS INTERNAL WEAK PU

3

4

ESPI FLASH SHARING MODE

0 : MASTER ATTACHED FLASH SHARING
1 : SLAVE ATTACHED FLASH SHARING

PCH HAS INTERNAL WEAK PD

3

3

CONSENT

0 : CONSENT STRAP ENABLE
1 : CONSENT STRAP ENABLE

PCH HAS INTERNAL WEAK PU

3

2

DFX TEST MODE

UNSRUFF: NORMAL
STUFF: TEST MODE

1

A

PERSONALITY

HIGH: PERSONALITY ENABLED
LOW : PERSONALITY DISABLED

PCH HAS INTERNAL WEAK PU

3

4

HDA_SDO

0 : SECURITY MEASURES OVERRIDEN
1 : SECURITY PER FLASH DESCRIPTOR

3

3

RING OSCILLATOR BYPASS (DFX)

0 : Ring Oscillator bypass
1 : Normal Mode

3

2

XTAL INPUT FREQUENCY [HVM MODE]

0 : Ring Oscillator bypass
1 : Normal Mode

1

MSI


MICRO-STAR INT'L CO.,LTD

MS-7A95

Size Custom Document Description PCH-Strap Rev 1.0

Date: Monday, May 15, 2017 Sheet 21 of 84

BCLK OC



3,27,31,59,63,65,67,78,79 H_PROC_ID1

CPU2_SEL

H_PROC_ID1

SRC0_SEL

VDD_CLK

R412

R423

R401

R426



SRC0_SEL

CPU2_SEL


SRC0_SEL	Description	CPU	H_PROC_ID1
0	Source from CPUPLL	SKX	1
1	Source from PCIEPLL	KBX	0


CPU2_SRC_SEL	Description	CPU	H_PROC_ID1
0	Source from CPUPLL	SKX	1
1	Source from PCIEPLL	KBX	0



PCIE1(X16) & PCIE2(X1) Slots









SMBUS ESD













BIOS MODE

<i>BIOS_DIS_SW2</i>	<i>BIOS_SEL_PCIESATA2</i>	<i>Mode</i>
<i>0</i>	<i>1</i>	<i>M2-SATA</i>
<i>0</i>	<i>0</i>	<i>M2-PCIE</i>
<i>GPI(1)</i>	<i>GPI(1)</i>	<i>AUTO</i>





MICRO-STAR INT'L CO.,LTD

MS-7A95


Size	Document Description
Custom	M.2-SLOT2

Rev	1.0
-----	-----

Date: Monday, May 15, 2017 Sheet 29 of 84



BIOS_DIS_SW3	SATA_U2_SEL	Mode
0	1	U2-PCIE
0	0	SATA5.6.7.8
GPI (1)	GPI (0)	AUTO





if M2_1&M2_2 use ,SATA1_2 connect is no function.

SATA 6G PORT 2.3

N5N-14M0201-L06

SATA 6G PORT 0.1

N5N-14M0201-L06





if U_2 use ,SATA5_6、SATA7、SATA8 connect is no function.


SATA 6G PORT 6.7

N5N-07M2441-H06

SATA 6G PORT 4.5

N5N-14M0201-L06






MICRO-STAR INT'L CO.,LTD

MS-7A95

Size Custom Document Description **U2/SATA-Conn** Rev 1.0

Date: Monday, May 15, 2017 I Sheet 30 of 84



POWER ON STRAPPING PIN FOR NCT6793/6795

PIN	6793/6795 NAME	Circuit NAME	0	1	Strap Point
9	UARTA_P80_EN	RTSB#	DISABLE UARTA80	ENABLE UARTA80	LRESET
10	UARTB_P80_EN	DTRB#	DISABLE UARTB80	ENABLE UARTB80	LRESET
12	TEST1MODE_EN	TEST1MODE	DISABLE TEST1MODE	ENABLE TEST1MODE	LRESET
15	6793 test point 6795 DDR4_EN	6793 test point 6795 DDR4_EN	6793 NA 6795 Disable	6793 NA 6795 Enable	
27	6793 DDR4_EN 6795 ESPI_EN	A20GATE	6793 Disable 6795 Disable	6793 Enable 6795 Enable	
31	2E_4E_SEL	RTSA#	I/O ADDRESS 2E	I/O ADDRESS 4E	LRESET
32	6793 TESTMOD2_EN 6795 FANOUT_DEF_EN	DTRA#	6793 disable 6795 default 50%	6793 Enable 6795 default 100%	INTERNAL PWROK
34	P80_EN	SOUTA	ENABLE Non_PORT80	ENABLE PORT80	LRESET
69	DSW_EN	DSW_EN	DISABLE INTEL DSW	ENABLE INTEL DSW	INTERNAL RSMRST
96	AMDPWR_EN	AMDPWR_EN	DISABLE AMD PWR SEQ	ENABLE AMD PWR SEQ	INTERNAL RSMRST
103	TESTMODE_EN	WDT#	DISABLE TESTMODE	ENABLE TESTMODE	INTERNAL RSMRST

Note:
If PIN34 strapping low, BIOS must programming LPT or GPIO


3V Analog Power

Intel 6793 pull down 6795 pull down


6793 DDR4 EN strapping 6795 ESPI_EN strapping

6793 Test point 6795 DDR4_EN strapping


MICRO-STAR INT'L CO.,LTD		
MS-7A95		
Size	Document Description	Rev
Custom	SIO-NCT6793D-1	1.0
Date: Monday, May 15, 2017	Sheet 31 of 84	




THERMAL




PS2 KEYBOARD & MOUSE CONNECTOR




COM Port for BIOS Debug




SLP_SUS Co-lay circuit



DEBUG LED



Debug LED OFF BIOS control







MICRO-STAR INT'L CO.,LTD

MS-7A95



Size Custom	Document Description SIO-NCT6793D-2	Rev 1.0
Date: Monday, May 15, 2017		Sheet 32 of 84




Reset control for ASM2142 only.




HW Monitor - Voltage

SIO HM Voltage voer 2V will not detect







Skylake/Kabylake Path Circuit For Dual Bios



CUT VBAT




20160629




D0G-130050C-A68

if has discharge function R407 NC.

VBAT



N32-1020CS1-H06



MICRO-STAR INT'L CO.,LTD

MS-7A95

Size	Document Description	Rev
Custom	CLR CMOS/CUT VBAT	1.0
Date: Monday, May 15, 2017	Sheet 36 of 84	

TYPE J : 4 PIN CPU FAN USE NCT3947S USE PCH GPIO

From SIO

31 SIO_CPU_FAN1

18 CPUFAN1_MODE

FIX MODE unstuff


PWM Mode : VOUT voltage follows VIN voltage
DC Mode : VOUT voltage is regulated to 3.8*DCIN voltage.

NCT3947S-A_SOP8-HF-1


GPIO Control	
	PCH GPIO
PWM MODE	HIGH
DC MODE	LOW
AUTO MODE	GPI (Floating)
Internall pull up 1.65V	

Default

Avoid NCT3947S MODE PIN Leakage



Resever For FIX DC or PWM MODE USE By PM SPEC




Forward Current 20mA
Pulse Forward Current 40-60mA


RGB
D0C-040S400-H91
DC_FAN_LED (綠)
PWM_FAN_LED (藍)
FAN_OCP_LED (紅)

CPUFAN_PWR
>40mil

C22,C23,C263 close to FAN Connector



CHECK NCT3947S Sink Current




MICRO-STAR INT'L CO.,LTD


MS-7A95

Size Custom	Document Description CPU FAN1	Rev 1.0
Date: Monday, May 15, 2017	Sheet 37 of 84	


TYPE L : 4 PIN CPU FAN USE NCT3947S USE PCH GPIO










TYPE L : 4 PIN CPU FAN USE NCT3947S USE PCH GPIO






TYPE L : 4 PIN CPU FAN USE NCT3947S USE PCH GPIO




ALC1220




CPVDD POWER:ATX5VSB will Leakage to CVDD by ALC1220, so CVDD must keep 3.3V




MICRO-STAR INT'L CO.,LTD			
MS-7A95			
Size Custom	Document Description AUDIO-ACL1220-I		Rev 1.0
Date: Monday, May 15, 2017		Sheet 43 of	84



(add de-pop circuit by PM spec or customer request,
NOTE: add de-pop circuit need to change CA6,CA7, CA12, CA13, CA23, CA24 to TVS)












MICRO-STAR INT'L CO.,LTD			
MS-7A95			
Size Custom	Document Description AUDIO-ACL1220-2		Rev 1.0
Date: Monday, May 15, 2017		Sheet 44	of 84





MICRO-STAR INT'L CO.,LTD		
MS-7A95		
Size Custom	Document Description AUDIO-ACL1220-3	Rev 1.0
Date: Monday, May 15, 2017		Sheet 45 of 84

Intel I219V / I218V PHY







3VSB

RH12 1K/4
RH4 1K/4

ASM_SMBDAT⁺ 7

ASM_SMBCLK 5

SS_ACTIVE 2

HS_ACTIVE 6

UH1

HOLD

WP

CS

VCC

3VSB

CH2 0.1u16X4

SI



SO

SCK

GND


PM25LQ512B-SCE-RH

M31-2551222-M24
AVL:M31-25X0503-W03




- 1.) USB3.1 to Connector Total Length < 1.5"
- 2.) VIA hole <2

[illegible]

	MICRO-STAR INT'L CO.,LTD		
	MS-7A95		
	Size Custom	Document Description 49.ASM2142AE REAL-USB3-I	Rev 1.0
	Date: Tuesday, May 16, 2017		Sheet 49 of 84





Current Mode




0	X	Default for 900mA
1	0	1.5A @5V
1	1	3A @5V

1.5A under S3 mode
3A under S0 mode



VBUS OC#







USB Type-C MUX with Configuration Channel (CC)



MODE_SEL	
1	CCL MODE (default)
0	Mux MODE
ROLE_SEL	
1	DFP role (default)
0	UFP role
VCONN_EN	
1	enable
0	disable





TYPE-C




MICRO-STAR INT'L CO.,LTD			
MS-7A95			
Size	Document Description	Rev	
Custom	USB TYPE-C-A-2	1.0	
Date:	Monday, May 15, 2017	Sheet	50 of 84


Use 0.22uF cap for GEN3 , Gen2 use 0.1uf by Upstream SPEC



ASM3142 1.2 VCC Power




ASM3142 1.2 VSB Power




Power Consumption

	3.3V	1.2V(1.05V)	3.3VSUS	1.05VSUS(1.2VSUS)	2.5V	Total Power
ASM1142	245mA	634mA	1mA	1mA	NA	1573.8(mW)
ASM2142	300mA	800mA	100mA	50mA	300mA	TDP




EEPROM



USB 3.1-Type-C


USB Type-C MUX with Configuration Channel (CC)




MODE_SEL	
1	CCL MODE (default)
0	Mux MODE

ROLE_SEL	
1	DFP role (default)
0	UFP role


VCONN_EN	
1	enable
0	disable








VBUS OC#




















VCOM OC#



Current Mode



PS2 USB1







MICRO-STAR INT'L CO.,LTD





MS-7A95

Size Custom	Document Description REAR USB CONNECTOR	Rev 1.0
Date: Monday, May 15, 2017		Sheet 53 of 84













FRONT USB PORT 7,8



FRONT USB PORT 9,10



0D先Remove Redriver







MICRO-STAR INT'L CO.,LTD

MS-7A95

Size	Document Description	Rev
Custom	Rear/Front USB2.0	1.0
Date: Monday, May 15, 2017	Sheet 54 of 84	



Host USB connector

F75504 layout placement must meet to spi/usb trace length spec with host.
As for as possible place near to host.




USB Connector power come from UP7537
provide(USB Hotkey Connector same)


5VDUAL_USB




Pin power : I_3VSB
Register power : I_3VSB
Register reset : I_3VSB



USB POWER PORT 0 For USB Charging



USB POWER PORT 1 For USB Charging




MICRO-STAR INT'L CO.,LTD

MS-7A95

Size	Document Description	Rev
Custom	USB CHARGE_SLG55593A	1.0
Date: Monday, May 15, 2017	Sheet 56 of 84	



UPI VOLTAGE CONSOLE




VOLTAGE CONSOLE

ADDRESS	0x2A	0x28	0x26	0x24	0x22	0x20
RH (KOhm)	OPEN	3.9	3	2.2	1.3	10
RL (KOhm)	10	1.3	2.2	3	3.9	OPEN
BUS_SEL	0%	25%	42%	58%	75%	100%

RSVD FOR OC





MICRO-STAR INT'L CO.,LTD



MS-7A95

Size Custom Document Description **USB3.0 Connector** Rev 1.0

Date: Monday, May 15, 2017 Sheet 57 of 84

N93-08M0221-H06 Close Power Connector


change to I04-22B7521-T15



$I_{in} = (V_{mon} \cdot R_{csn}) / (R_{mon} \cdot R_{dc})$
 $V_{mon} = 1.2$
 can change OCP trigger level by Rcsn and Rmon



$R_{mon} = (1.2 \times 0.0768k) / (60 \times 0.39m)$
 $= 3.9k$

—R2A
 R1mon5.1kOhm
 Rcsn0.0768kOhm
 DCR0.39mohm
 Vmon1.2V
 Iocp46.33484163A
 ocp=60A




$2A \times 0.39m / R_{csn} = 10uA$
 $R_{csn} = 78ohm$
 $75ohm = 1.9A$






Near PWM IC





VRMPWRGD LEVEL SHIFT




PROC_ID1	Sequence	CPU TYPE
1	VCCIO->VCCIN->VCCSA	SKX-X (VR13)
0	VCCIO->VCCSA->VCCIN	KBL-X (IMVP8)



I32-35201DC-108



	VR53	VR54	VC20	VR58	VR57	VR59	VR60
Default	Temp	6.49k	10k	100p	X	0R	X
	VAUXSEN	5.76k	1k	0.01u	0R	X	X



MICRO-STAR INT'L CO.,LTD

MS-7A95

Size: Custom Document Description: **GPU PWR-IR35201** Rev: 1.0

Date: Monday, May 15, 2017 | Sheet: 59 of 84


Vcore: ICC Max 100A
LL: 1.0 mohm
OCP: 400A









VSA: ICC Max 15A
OCP: 40A





0x26: RH=18K, RL=13K

SMB Address: 0X70


VCORE Double










VCCIO_PWRGD LEVEL SHIFT















RSVD For KBL-X VCCIO Sequence








確保s3回來，VCCIO比VCC3晚起來，不會造成停00 20170124



PROC_ID1	Sequence	CPU TYPE
1	VCCIO->VCCIN->VCCSA	SKX-X (VR13)
0	VCCIO->VCCSA->VCCIN	KBL-X (IMVP8)



CPU ID CFG		
PROC_ID1	PROC_ID0	CPU TYPE
0	0	future CPU (IMVP9)
0	1	KBL-X (IMVP8)
1	0	future CPU
1	1	SKX-X (VR13)




MICRO-STAR INT'L CO.,LTD



MS-7A95

Size Custom Document Description VR13_VSA/VCCIO IR35204 Rev 1.0

Date: Monday, May 15, 2017 Sheet 63 of 84





OCP: 20A
VCCIO 1V/15A



VCCST


1.0V; 60mA



For non-OC system, configures +VCCSFR_OC as 1.2V



VCCSFR_OC

1.1V~1.5A; 500mA



VCCSFR

1.0V; 150mA






MICRO-STAR INT'L CO.,LTD

MS-7A90

Size Custom Document Description CPU VCCST/VCCSFR/VCCSFR_OC Rev 10

Date: Monday, May 15, 2017 Sheet 65 of 84

**DDR4 1.2V nominal,
0.8V-2.5V Max, 44.14A / OCP 50A**




MS-7A95

Size Custom	Document Description VR13_VCCDDR01 PV4201-2 phase	Rev 1.0
Date: Monday, May 15, 2017	Sheet 66 of 84	



DDR4 1.2V nominal,
0.8V-2.5V Max, 44.14A / OCP 50A

DDR4 1.2V nominal,
0.8V-2.5V Max, 44.14A / OCP 50A






DDR VTT Power

To CPU Copper trace width > 250mils , Fill island behind DIMM > 400mils .



DDR VTT Power

To CPU Copper trace width > 250mils , Fill island behind DIMM > 400mils .




MICRO-STAR INT'L CO.,LTD

MS-7A95


Size Custom	Document Description VTDDR	Rev 1.0
Date: Monday, May 15, 2017		
Sheet 69 of 84		

Size Custom	Document Description PCH POWER-RT8125E	Rev 1.0
Date: Monday, May 15, 2017	Sheet 70 of 84	

USB POWER




PS2 POWER




USB MODE

REAR USB PORT POWER




FRONT USB PORT POWER






MICRO-STAR INT'L CO.,LTD		
MS-7A95		
Size Custom	Document Description USB Power	Rev 1.0
Date: Monday, May 15, 2017		Sheet 71 of 84


5VDIMM FOR DDR



3VDSW



3VSB *for OC & Gaming*



防G3-->S5底下5VSBDRV2瞬間有電變沒電,使得下一級電壓爬升有drop




MICRO-STAR INT'L CO.,LTD


MS-7A95

Size Custom	Document Description ACPI-MPS	Rev 1.0
Date: Monday, May 15, 2017		Sheet 72 of 84


ATX POWER CONNECTOR




TPM Pin Header




FRONT PANNEL



Front Panel LED



XMP LED



MICRO-STAR INT'L CO.,LTD		
MS-7A95		
Size Custom	Document Description ATX Connector/F_Panel	Rev 1.0
Date: Monday, May 15, 2017	Sheet 73 of 84	

PWR/RST Button

73 PSIN#_R >> PSIN#_R 1 3 2 4

POWER1



SW-TACTB1_BLACK-RH-6

N71-0103011-H06

73 FP_RST#_R >> FP_RST#_R 1 3 2 4

RESET1

SW-TACTB1_BLACK-RH-6



OC Genie

5VDUAL

R49 10K1%4

G2

Q8 2N7002D

D1

D2

G1

RTCRST#_D

S2

5VDUAL

R40 10K1%4

C17 X_0.1u16X4

CCMOS_LED

32,35,36,78 RTCRST#_D

RTCRST#_D

S12

S11

S10

S9

S8

S7

L4

FLBK_CMOS1B

X1

X2

X3

L3

CMOS

SW

FLBK_CMOS1A

S6

S5

S4

S3

S2

S1

L2

L1

ACT_LED

55

55 FLASH_ACTIVE#

5VDUAL

R103 10K1%4

C51 X_0.1u16X4

SW

N71-0200081-H85

OC1

C1

8

7

OC_LED1

57 OC_GPIO08

57 OC_GPIO07

57 OC_GPIO06

57 OC_GPIO05

R8

R7

R6

R5

R1

R2

R3

R4

OC_PWRLED

Q92 2N7002

OC_MODE

OC_MODE 57

SW-ROTARY10P-8STEPS-HF



N7F-0100121-H06

MSI


MICRO-STAR INT'L CO.,LTD

MS-7A95


Size	Document Description	Rev
Custom	Bottom and OC GENIE	1.0
Date: Monday, May 15, 2017	Sheet 74 of 84	






LED MCU




EXTERNAL POWER INPUT



LED Demo Button




```
JPIPE:PIN1:output ,PIN2:input
```




1 PCH HEATSINK LED
PCS LED*0.16W=W

2 AUDIO/IO Cover LED
PCS LED*0.16W=W





3 MOS HEATSINK LED
PCS LED*0.16W=W



LED STRIPLINE



2016.07.06 only reserve now
2016.08.02 Add +12V_LED 0.1uF
2016.08.02 stuff ESD



外接LED 燈條 (RGB)
---- PCB 文字面 (JLED1)
---- 手冊 註明 RGB 接頭支援標準 5050 RGB LED 燈條 (12V/G/R/B) , 燈條總輸出電流限制為3安培 (12 伏特) , 長度限制為2公尺 (待7A20驗證)


BOARD SIDE LED *8

D0C-040R700-H91
Forward Current 20mA
Pulse Forward Current 30~60mA




DIMM_SLOT FORM SIO

D0C-040P100-H91/D0C-040S500-E07



PCIE_SLOT LED*4 FORM MCU


D0C-040S400-H91




LED

紅 : DOC-040P100-H91

AVL: DOC-040S500-E07



BIOS LA1
G51-M1SPXXA-A09
SLH1
Label
Y01-RNVIDIL-000
SSE1
Label
Y02-MA00101-SSE
XSPLT1
Label
Y02-MA00401-XSP
NAHIMIC1
Label
Y02-MU00100-NAH
CFOS1
Label
Y02-MU00170-CFO
MKT1
Label
G51-M1SPL72-Q13



M2 COVER1
M2 Cover
E31-0001400-A87
M2 COVER2
M2 Cover
E31-0001390-A87
VR COVER1
VR Cover
E21-7A63020-A91

E31-0504900-A87

CPU H1
CPU H2
CHOKE COVER1
X1

CPU_ILM1
E21-7A95020-I06
AVL: E21-7A95-050-F02

X_CPU_BP1
X_CHOKE_COVER



GPIO LED	GPP_H21	GPP_H22	GPP_H23	GPP_H20
亮	GPI PULL HIGH	GPO PO LOW	GPO PO LOW	GPO PO LOW
滅	GPO LOW	GPO HIGH (default HIGH)	GPO HIGH (default HIGH)	GPO HIGH (default HIGH)

開機斷電狀態下，4個LED先維持default全暗，開機通電後：


1. 首先進行CPU check CPU LED 亮，check PASS後則CPU LED減掉。
2. 接著依序進行Memory /memory LED亮check PASS後則memory LED減掉。
3. VGA的check/VGA LED亮，check PASS後則VGA LED減掉。
4. BOOT DEVICE的check/BOOT LED亮，check PASS後則BOOT LED減掉。
5. 因此最後正常順利開機後，四個LED燈都是減掉的。

(系統重啟或其他原因造成系統重開機，則LED仍按上述行為動作)


Mounting Holes



Simulation



Optical Fiducial Marks-120



VCCORE VCCIN1
VSA VCCSA1
VCCIO VCCIO1
VCC_DDR_01 VCC_DDR_01
VCC_DDR_23 VCC_DDR_23
VTT_DDR_23 VTT_DDR_23
VTT_DDR_01 VTT_DDR_01
5VDUAL 5VDUAL1
5VDIMM_01 5VDIMM_01
5VDIMM_23 5VDIMM_23
3VSB 3VSB1
VBAT VBAT1
+VPP25_C23 VPP25_C23
+VPP25_C01 VPP25_C01



MICRO-STAR INT'L CO.,LTD

MS-7A95

Size Custom Document Description Manual Parts Rev 1.0
Date: Thursday, May 18, 2017 Sheet 79 of 84